U.S. federal trademark · Serial No. 75707430 · Reg. No. 2430835
computer software tool that has the ability to perform full-chip timing simulation, clock skew change prediction and optimization of design margins due to hot carrier effects for use in the electronic design automation industry
Source: USPTO federal trademark records. Informational only, not legal advice. Status and details may lag the live USPTO database.