U.S. federal trademark · Serial No. 77939296
Computer software for partitioning electronic circuits that allows for an original design to be partitioned in a hierarchical or flat manner with arbitrary boundaries and reconstructed with verifiable simulation program with integrated circuit emphasis simulation program with integrated circuit emphasis accuracy for all nodal and branch circuit values with full traceability between the original design and the newly partitioned design for design and manufacturing analysis
Computer software for partitioning electronic circuits that allows for an original design to be partitioned in a hierarchical or flat manner with arbitrary boundaries and reconstructed with verifiable simulation program with integrated circuit emphasis simulation program with integrated circuit emphasis accuracy for all nodal and branch circuit values with full traceability between the original design and the newly partitioned design for design and manufacturing analysis
Source: USPTO federal trademark records. Informational only, not legal advice. Status and details may lag the live USPTO database.