U.S. federal trademark · Serial No. 87516714 · Reg. No. 6119315
Infrastructure optimizing software, namely, a compiler that optimizes application source code for maximizing software performance and facilitating field programmable gate array (FPGA) based acceleration
Source: USPTO federal trademark records. Informational only, not legal advice. Status and details may lag the live USPTO database.