U.S. federal trademark · Serial No. 73322077
INTEGRAGED CIRCUIT DESIGNS ON PAPER AND MULAR SHEETING, INCLUDING BUT NOT LIMITED TO; LOGIC DISIGNS, LOGIC CONVERSIONS; CIRCUIT DESIGNS; LOG IC SIMULATIONS; LAYOUT DESIGNS; AND TEST PROGRAMS FOR ELECTRONIC CIR- CUITS; PROTOTYPES OF CIRCUITS; WAFERS; AND SILICON CHIPS
Source: USPTO federal trademark records. Informational only, not legal advice. Status and details may lag the live USPTO database.